

FIG. 1




FIG. 2

	Node	D						C						B						A					
		W			E			W			E			W			E			W			E		
		S	R	S	S	R	R	S	R	S	S	R	R	S	R	S	S	R	R	S	S	R	S	R	R
		Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring	Span/Ring
	TS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TS3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TS4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Timeslot	.																								
	.																								
	.																								
	TS64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11

Node	D						C						B						A					
	W			E			W			E			W			E			W			E		
	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R
TS1	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TS2	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TS3	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TS4	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
•																								
•																								
•																								
TS64	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

FIG.12




FIG. 13

FIG. 14




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20

Node	D						C						B						A					
	W			E			W			E			W			E			W			E		
	S	R	S	S	R	S	S	R	S	R	S	R	S	R	S	S	R	S	S	R	S	R	S	R
TS1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
TS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TS3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TS4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
•																								
•																								
•																								
TS64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Timeslot

FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27

<div></div>		Node	D						C						B						A														
			W			E			W			E			W			E			W			E											
			S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R					
			Span/Ring						Span/Ring						Span/Ring						Span/Ring						Span/Ring						Span/Ring		
<div></div>		TS1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1						
		TS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
		TS3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
		TS4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
<div></div>		•	•																																
		•	•																																
		•	•																																
		TS64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					

FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34

	Node	D						C						B						A					
		W			E			W			E			W			E			W			E		
		S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R
	Span/Ring																								
	TS1	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TS3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TS4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	•																								
	•																								
	•																								
	TS64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Timeslot

FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39




FIG. 40




FIG. 41

Node	D						C						B						A					
	W			E			W			E			W			E			W			E		
	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R	S	R
TS1	0	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
TS2	0	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
TS3	0	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
TS4	0	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
•	•																							
•	•																							
•	•																							
TS64	0	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Timeslot

FIG. 42




FIG. 43




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48

Node	D			C			B			A		
	W			E			W			E		
	S	R	S	R	S	R	S	R	S	R	S	R
TS1	0	1	1	1	1	1	1	1	1	1	1	1
TS2	0	0	0	0	0	0	0	0	0	0	0	0
TS3	0	0	0	0	0	0	0	0	0	0	0	0
TS4	0	0	0	0	0	0	0	0	0	0	0	0
•	•											
•	•											
•	•											
TS64	0	0	0	0	0	0	0	0	0	0	0	0

FIG. 49





FIG. 50






FIG. 52




FIG. 53

	Node	D			C			B			A						
		W		E	W		E	W		E	W		E				
		S	R	S	R	S	R	S	R	S	R	S	R				
	Span/Ring	0	1	1	1	1	1	1	1	1	0	1	0	1	0	1	1
	TS1	0	1	1	1	1	1	1	1	1	0	1	0	1	0	1	1
	TS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TS3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TS4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	.	.															
	.	.															
	.	.															
	TS64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

FIG. 54




FIG. 55




FIG. 56




FIG. 57




FIG. 58




FIG. 59




FIG. 60




FIG. 61




FIG. 62

	Node	D			C			B			A		
		W		E	W		E	W		E	W		E
		S	R	S	R	S	R	S	R	S	R	S	R
	Span/Ring	1	1	1	1	1	1	1	1	1	1	1	1
Timeslot	TS1	1	1	1	1	1	1	1	1	1	1	1	1
	TS2	0	0	0	0	0	0	0	0	0	0	0	0
	TS3	0	0	0	0	0	0	0	0	0	0	0	0
	TS4	0	0	0	0	0	0	0	0	0	0	0	0
	.												
	.												
	.												
	.												
	TS64	0	0	0	0	0	0	0	0	0	0	0	0

FIG. 63




FIG. 64




FIG. 65




FIG. 66




FIG. 67




FIG. 68




FIG. 69

	Node	D						C						B						A							
		W			E			W			E			W			E			W			E				
		S	R	S	S	R	S	S	R	S	R	S	S	R	S	R	S	S	R	S	R	S	S	R	S	R	
		0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
TS1																											
TS2																											
TS3																											
TS4																											
•		•																									
•		•																									
•		•																									
TS64																											

FIG. 70




FIG. 71




FIG. 72




FIG. 73




FIG. 74




FIG. 75




FIG. 76




FIG. 77




FIG. 78




FIG. 79




FIG. 80




FIG. 81




FIG. 82




FIG. 83




FIG. 84




FIG. 85